2-2-2 Photolithography Trilogy: The 'Chemical Dance' of Coating, Exposure, and Developing
The photolithography area, a wafer fab's yield core, needs special lighting due to photoresist's blue light sensitivity. Wafers are "coated" via centrifugal force, "exposed" by lithography for an acid-catalyzed latent image, then "developed" with chemicals to reveal circuit trenches. This frequen...
2-2-1 Optical Projection Logic: 'Darkroom Magic' That Shrinks Blueprints 100 Million Times
Photolithography, "darkroom magic," shrinks IC designs 100M-fold onto wafers. Like a reverse projector, it uses light source, photomask, and lens for 4:1 pattern reduction. Nanoscale optical diffraction is an obstacle; semiconductor evolution challenges Rayleigh's criterion via shorter wavelength...
1-3-2 The Three Unavoidable Mountains
Synopsys, Cadence, Siemens monopolize >90% global EDA, dominating digital synthesis, analog, physical verification. An unshakeable moat via foundry PDK data binding & vast IP libraries positions them as ultimate chip tax collectors & the US's geopolitical strategic nuclear button locking rivals' ...
1-3-1 The Essence of EDA: The 'Digital Alchemy' from Code to Photomask
EDA is sole tool translating logic to silicon. 200B transistor limits demand intense design: logic synthesis, layout & opt. correction. Tape-out cost: massive compute/emulators for yield/sim. Industry's key oracle, prevents massive loss, links virtual & real.
2-1-1 The Alchemy of Silicon Wafers — From Sand to 99.9999% Purity
Semiconductors begin by refining sand into 11N pure silicon wafers—the "divine canvas" for computing power. From crystal growth into perfect single-crystal silicon ingots to nanoscale polishing, TSMC's advanced processes' essential "epitaxial wafers" (Epi Wafers) yield the highest profits. The ma...
2-0-2 Process Technology Classification —— A Strategic Map of Advanced, Mature, and Specialty Processes
+----------------------------------+
| Traditional Chinese Article Excerpt |
+----------------------------------+
| 半導體製程依商業邏輯分為三大階級。先進製程(<7nm)是台積電的皇冠,靠 EUV 築起資本高牆,專供頂級算力。成熟製程(>28nm)是聯電的現金牛,雖有折舊紅利,但正面臨中國低價傾銷的紅海威脅。特色工藝則不比奈米數,專攻耐高壓與感測(如世界先進)。投資人應認清這是場分別追求極致效能、性價比與特殊功能的差異化戰爭。 |
+--------------...
2-0-1 The Rise and Fall of Empires — IDM vs. Foundry: The Clash of Three Giants
In Silicon Valley's 30-year war, TSMC's 'servant philosophy' defeated IDM giant Intel and a conflicted Samsung. Intel fell to rigidity; Samsung to a trust crisis. TSMC built its moat by 'not competing with clients.' As Moore's Law slows, the fight shifted to advanced packaging (CoWoS). TSMC, via ...
1-2-2-4 Phison — The 'Storage Strategist' Mastering the Data Deluge
Phison, AI storage leader via NAND tech, launched aiDAPTIV+ (SSDs for DRAM) to tackle AI memory wall. Challenges Samsung in enterprise SSDs/retimers. 2026 NAND shortages + NVIDIA alliance forecast double EPS, revaluing it as AI architect.
1-2-2-3 Taiwan's Crab —— Realtek's Connectivity Strategy
Realtek, the "mass-market tech" leader, dominates global PC audio/networking markets via extreme cost-performance & mixed-signal tech. It drives Wi-Fi 7 adoption, entered Tesla's supply chain with automotive Ethernet, and accessed NVIDIA via SSDs. Despite slowing 2026 growth, high ROE & 6% divide...