Semiconductor

/ 125 posts

The EDGE Semiconductor Research Zone provides in-depth analysis of the global chip industry's complex supply chain, from FinFET to silicon photonics. We cover AI, geopolitics, and rapid tech iteration with continuously updated insights, empowering you to master critical variables and make informed decisions.

Insight Semiconductor
What's New?
2-2-2 Photolithography Trilogy: The 'Chemical Dance' of Coating, Exposure, and Developing
Semiconductor
EDGE / / 6 minutes read

2-2-2 Photolithography Trilogy: The 'Chemical Dance' of Coating, Exposure, and Developing

The photolithography area, a wafer fab's yield core, needs special lighting due to photoresist's blue light sensitivity. Wafers are "coated" via centrifugal force, "exposed" by lithography for an acid-catalyzed latent image, then "developed" with chemicals to reveal circuit trenches. This frequen...
2-2-1 Optical Projection Logic: 'Darkroom Magic' That Shrinks Blueprints 100 Million Times
Semiconductor
EDGE / / 7 minutes read

2-2-1 Optical Projection Logic: 'Darkroom Magic' That Shrinks Blueprints 100 Million Times

Photolithography, "darkroom magic," shrinks IC designs 100M-fold onto wafers. Like a reverse projector, it uses light source, photomask, and lens for 4:1 pattern reduction. Nanoscale optical diffraction is an obstacle; semiconductor evolution challenges Rayleigh's criterion via shorter wavelength...
1-3-2 The Three Unavoidable Mountains
Semiconductor
EDGE / / 7 minutes read

1-3-2 The Three Unavoidable Mountains

Synopsys, Cadence, Siemens monopolize >90% global EDA, dominating digital synthesis, analog, physical verification. An unshakeable moat via foundry PDK data binding & vast IP libraries positions them as ultimate chip tax collectors & the US's geopolitical strategic nuclear button locking rivals' ...
1-3-1 The Essence of EDA: The 'Digital Alchemy' from Code to Photomask
Semiconductor
EDGE / / 7 minutes read

1-3-1 The Essence of EDA: The 'Digital Alchemy' from Code to Photomask

EDA is sole tool translating logic to silicon. 200B transistor limits demand intense design: logic synthesis, layout & opt. correction. Tape-out cost: massive compute/emulators for yield/sim. Industry's key oracle, prevents massive loss, links virtual & real.
2-1-1 The Alchemy of Silicon Wafers — From Sand to 99.9999% Purity
Semiconductor
EDGE / / 10 minutes read

2-1-1 The Alchemy of Silicon Wafers — From Sand to 99.9999% Purity

Semiconductors begin by refining sand into 11N pure silicon wafers—the "divine canvas" for computing power. From crystal growth into perfect single-crystal silicon ingots to nanoscale polishing, TSMC's advanced processes' essential "epitaxial wafers" (Epi Wafers) yield the highest profits. The ma...
2-0-2 Process Technology Classification —— A Strategic Map of Advanced, Mature, and Specialty Processes
Semiconductor
EDGE / / 11 minutes read

2-0-2 Process Technology Classification —— A Strategic Map of Advanced, Mature, and Specialty Processes

+----------------------------------+ | Traditional Chinese Article Excerpt | +----------------------------------+ | 半導體製程依商業邏輯分為三大階級。先進製程（<7nm）是台積電的皇冠，靠 EUV 築起資本高牆，專供頂級算力。成熟製程（>28nm）是聯電的現金牛，雖有折舊紅利，但正面臨中國低價傾銷的紅海威脅。特色工藝則不比奈米數，專攻耐高壓與感測（如世界先進）。投資人應認清這是場分別追求極致效能、性價比與特殊功能的差異化戰爭。 | +--------------...