Featured posts
EDGE / / 7 minutes read

2-6-1 Structural Evolution Theory —— Why Can't the Faucet Be Shut Off Tightly?

Transistor scaling caused quantum leakage, failing 2D architecture. TSMC's 3D FinFET dominated 16-3nm. At 2nm, FinFET hit physical limits, forcing a shift to GAA (Gate-All-Around). GAA, via suspended nanosheets, provides 360° perfect control, fully resolving leakage, offering channel width flexib...
EDGE / / 6 minutes read

The Limits of the 2-6-0 Blueprint — When Tools Cannot Overcome Physical Laws

As process technology nears 3nm, upgrading advanced equipment alone can't save Moore's Law. Transistor gates thinned to atomic scale trigger the "quantum tunneling effect," causing severe leakage and heat. Facing physical limits, fabs must fundamentally rebuild their architecture, moving from 2D ...
EDGE / / 8 minutes read

2-5-4 The Art of Quality Control —— Inspection and Metrology

Wafer quality control entails dimension measurement & defect inspection. KLA built deep front-end barriers via its yield database, dominating over 50% market share as 'semiconductor landlord.' CoWoS packaging sparked a back-end inspection revolution, with 3D micro-solder ball inspection demand su...
EDGE / / 11 minutes read

2-5-3 The Art of Change —— Ion Implantation and CMP Planarization

Pure silicon undergoes ion implantation for impurity introduction and thermal annealing for lattice repair. AMAT dominates standard processes; Axcelis monopolizes SiC automotive. CMP planarization flattens wafers, solving photolithography focus issues and is core to CoWoS packaging. AMAT solely d...
EDGE / / 26 minutes read

[Industry Capital Flows Weekly] 20260215 Capitalizing on AI Specification Bonuses, Avoiding Equipment Makers' Book-Closing Sell-off

This week, large funds prioritize 'selective strengthening and intertemporal allocation'. Amid high index volatility, Smart Money heavily targets 'AI infrastructure' and 'semiconductor cycle recovery' supply chains. Overvalued, fundamentally weak sub-sectors face ruthless liquidation. Capital rap...
EDGE / / 5 minutes read

2-5-1 The Art of Addition — Thin Film Deposition and ALD Mastery

Deposition builds chip conductive/insulating layers. PVD (physical sputtering, AMAT-led); CVD (gas chemical films); ALD (2nm processes, single-atom LBL, perfect 3D encap, boosts ASMI). Copper fill: Lam Research. AMAT 'King of Addition', ALD future core.
EDGE / / 5 minutes read

2-5-2 The Art of Subtraction — Etching and Cleaning

Semiconductor etching, or "subtraction," is Lam Research's domain. Advanced processes use precise dry plasma etching. Lam's HAR & ALE are key for 3D NAND/GAA. Post-etch cleaning is critical: TEL dominates front-end. Hermes-Epitek & Scientech dominate CoWoS back-end cleaning, seizing market.
EDGE / / 7 minutes read

2-5-0 Materialization Project: The Big Three Equipment Companies and the Building Cycle

Chipmaking (nano-skyscrapers). ASML blueprints; physical build by 'big three'. Process: deposition, lithography, etching, planarization (dozens of repeats). Applied Materials growth; Lam etches; TEL coats; KLA inspects. These teams permeate processes, building a 'steel Great Wall' for chips.
EDGE / / 7 minutes read

2-4-5 A Comprehensive Analysis of TSMC's Specialty Chemical Supply Chain: Identifying 5 Major Hidden Champions

Semiconductor materials, continuous consumables, provide stable cash flow. This article identifies five key players: Japanese firms monopolize lithography; EU/US firms, gases. In Taiwan, Tai-Chemical (silane) & Crystalwise (special cylinders) make breakthroughs. Yu Chuan dominates ALD precursors;...