Semiconductor

/ 125 posts

The EDGE Semiconductor Research Zone provides in-depth analysis of the global chip industry's complex supply chain, from FinFET to silicon photonics. We cover AI, geopolitics, and rapid tech iteration with continuously updated insights, empowering you to master critical variables and make informed decisions.

Insight Semiconductor
What's New?
2-7-1 Physical Predicament — When the Building's Elevators Are Overwhelmed
Semiconductor
EDGE / / 7 minutes read

2-7-1 Physical Predicament — When the Building's Elevators Are Overwhelmed

Traditional front-side power delivery crowds signals & power, causing crises: thick lines take >20% space, hindering miniaturization; current via ultra-thin wires causes severe IR Drop, degrading performance & heat. The sole solution is to move the power delivery network to the wafer backside, fu...
2-7-0 The Energy Crisis of Compute Buildings —— When a Super-Powered Faucet Meets a Clogged Sewer
Semiconductor
EDGE / / 4 minutes read

2-7-0 The Energy Crisis of Compute Buildings —— When a Super-Powered Faucet Meets a Clogged Sewer

GAA hasn't solved chip scaling's wiring congestion: traditional top-side power/signal causes IR Drop near 2nm, limiting performance. Backside Power Delivery Network (BSPDN) moves power to wafer's backside, separating power/signals. This engineering is critical for TSMC A16 vs. Intel 18A.
2-6-3 A Bet of the Century — Samsung's Waterloo, TSMC's N2 and CFET
Semiconductor
EDGE / / 7 minutes read

2-6-3 A Bet of the Century — Samsung's Waterloo, TSMC's N2 and CFET

Samsung rushed 3nm GAA to overtake, but suffered Waterloo due to low etching yield & immature ecosystem. TSMC maximized FinFET, secured high-yield orders, steadily introduced 2nm GAA, proving mature ecosystem true moat. 1nm angstrom transistors will adopt vertically stacked P/N CFET, initiating f...
2-6-2 Construction Technique —— How to Build a Suspended Nanobuilding?
Semiconductor
EDGE / / 6 minutes read

2-6-2 Construction Technique —— How to Build a Suspended Nanobuilding?

GAA is nanoscale Jenga. Epitaxially stacking Si/SiGe builds framework; trenches cut. Lam Research's "selective etching" removes SiGe sacrificial layers, suspending Si nanosheets. ASMI's ALD fills metal gates in narrow gaps. Gravity-defying, it challenges GAA yield.
2-6-1 Structural Evolution Theory —— Why Can't the Faucet Be Shut Off Tightly?
Semiconductor
EDGE / / 7 minutes read

2-6-1 Structural Evolution Theory —— Why Can't the Faucet Be Shut Off Tightly?

Transistor scaling caused quantum leakage, failing 2D architecture. TSMC's 3D FinFET dominated 16-3nm. At 2nm, FinFET hit physical limits, forcing a shift to GAA (Gate-All-Around). GAA, via suspended nanosheets, provides 360° perfect control, fully resolving leakage, offering channel width flexib...
The Limits of the 2-6-0 Blueprint — When Tools Cannot Overcome Physical Laws
Semiconductor
EDGE / / 6 minutes read

The Limits of the 2-6-0 Blueprint — When Tools Cannot Overcome Physical Laws

As process technology nears 3nm, upgrading advanced equipment alone can't save Moore's Law. Transistor gates thinned to atomic scale trigger the "quantum tunneling effect," causing severe leakage and heat. Facing physical limits, fabs must fundamentally rebuild their architecture, moving from 2D ...